This paper proposes a new power-factor-correction (PFC) topology, and explains its operation principle, its control mechanism, related application problems followed by experimental results. In this proposed topology, critical-conduction-mode (CRM) interleaved technique is applied to a bridgeless PFC in order to achieve high efficiency by combining benefits of each topology. This application is targeted toward low to middle power applications that normally employs continuous-conductionmode boost converter.
Introduction
The interleaved version of critical-conduction-mode (CRM) boost power-factor-correction (PFC) converter is a good alternative to the renowned continuous-conduction-mode (CCM) boost PFC converter. It is composed of bridge diodes (D b1 − D b4 ) and two boost converters connected in parallel ( Fig. 1 ) [1] .
The CRM operation mode of the converter results in zero-current-switch (ZCS) turn on transition (i S 1 and i D1 of Fig. 2 ). Moreover, resonance between main switch parasitic capacitance and input inductor gives nearly zero-voltageswitching (ZVS) turn on transition (v S 1 of Fig. 2 ). Both conditions make efficiency of the converter very high and less pronounced by boost diode reverse recovery problem [2] .
The mentioned topology also makes PFC control scheme simpler. As a first order system, the converter is relatively easy to be stabilized. Other than that, the input current of a constant turn on CRM-boost converter will automatically be proportional to its input voltage. Therefore, a low-bandwidth output voltage regulator is enough to create PFC function based on the topology [3] .
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• out of phase [4] - [6] . With this kind of input current, EMI filtering will be less demanding [7] .
A bridgeless PFC topology is another form of high ef- Basic bridgeless PFC topology [8] .
Fig. 5
Totem-pole dual-boost PFC rectifier [9] . ficient converter. It also consists of two boost converters as formerly mentioned in the CRM-interleaved boost PFC topology. However, they are connected in serial instead of parallel ( Fig. 4 and Fig. 5 ) [8] , [9] . High efficiency character of this converter is achieved by excluding bridge diodes from the PFC circuit. As a consequence, one series diode voltage drop can be saved. Theoretically, it may reclaim about 1% of conduction loss [10] .
In this paper, a new bridgeless-PFC topology is proposed. The new topology works under CRM-interleaved scheme. The proposed converter gives least component and simplest circuitry compared to other possible combination of CRM-interleaved and bridgeless topology. Ideally, the absence of the bridge diodes in this PFC circuit makes its efficiency even higher compared to conventional CRM-interleaved boost PFC topology. Further details regarding schematic circuit, operation principle, equations, control mechanism, related application problems, and experimental results will be explained in the later part of this paper.
Basic Building Blocks
2.1 Problems with the Basic Bridgeless Boost PFC Topology Circuit in Fig. 4 has larger common-mode conducted noise than conventional boost PFC topology [11] . Therefore, the circuit is impractical to recent strict noise regulation.
Moreover, interleaving a basic bridgeless PFC topology results in four boost converters: two in series to form a bridgeless PFC converter; multiplied by two to form interleaved function. It needs four switches, four diodes, and two to four inductors (depend on topology selection). Those are quite numerous numbers of semiconductors.
The Totem-Pole Bridgeless Topology
An interesting topology called totem-pole dual-boost PFC topology is presented in Fig. 5 [9] . This circuit is less suffer from high common-mode noise problem [12] . Moreover, when the topology is operated under interleaved scheme, it needs fewer components compared to the one based on the circuit in Fig. 4 .
The totem-pole topology uses body diode of the MOS-FET as its catch diode. Normally, this kind of diode has long reverse recovery time. This fact suggests that the referred circuit is only suitable for DCM (discontinuous conduction mode) and CRM operation [11] .
Fortunately, this limitation does not affect too much to this research. Because, the basic circuit of CRMinterleaved topology is of course intended to work under critical-conduction-mode. With the advantage of less components requirement, this topology becomes a good candidate to be the basic topology. Figure 6 shows schematic diagram of the proposed converter [13] . It is basically similar to the circuit of Fig. 5 with additional inductor (L 2 ) and extra switch-leg (S 3 and S 4 ) to implement interleave function.
The Proposed Topology

Detailed Circuit
As the proposed circuit is intended to work under CRM operation, its inductors structure (L 1 and L 2 ) are similar to the one in Fig. 1 . They are equipped with secondary winding to detect i L1 and i L2 zero-current instance.
Operation Principle
Related to bridgeless operation, switches in Fig. 6 can be grouped into positive-phase group (S 2 and S 4 ) and negativephase group (S 1 and S 3 ). The positive-phase group operates as boost-switches during positive phase of v i . At this period, body-diodes of the negative-phase group work as the catch diode and return current is delivered by D 2 . The converter operation during this stage is illustrated by Fig. 7(a) .
When v i is in its negative phase, the opposite condition occurs. Through out this time, negative-phase group operates as the boost switches and the catch diodes are served by the body diodes of positive-phase group. Return current is handled by D 1 . Figure 7 Interleaved control function will make sure operation of converter 1 is 180
• out of phase to converter 2 in order to maximize the input current ripple cancellation. However, technique to achieve optimum interleave function is outside the scope of this paper. References [14] and [15] discuss further options related to this matter. Figure 8 shows the control block diagram for the proposed converter [16] . Its main part is similar to the conventional CRM-interleaved boost PFC topology. Therefore, commercially available controller for that kind of converter can be used as the core controller. However, to accommodate bridgeless nature of the proposed converter, three additional Those two signals are generated by two independent, interlocked, and edge-blanked detection circuit to avoid phase detection mistake around v i zero-crossing instance. Two independent phase detection circuitry were selected in order to generate symmetrical signals among v Ph+ and v Ph− while still accommodating slight inaccuracy in the real circuit operation. The logic interlocking mechanism avoids v Ph+ and v Ph− to generate logic high in the same period. While, edge-blanking circuit keeps the logic stable even though oscillation occurs after v i zero-crossing period.
Control Scheme
Zero-Current Signal Diverter
The CRM-interleaved boost PFC controller needs to monitor the zero-current instant time of i L1 and i L2 to determine the next switching cycle. The circuit responsible to this control function needs particular logic transition to fulfill its operation.
In order to minimize conduction loss and component cost, the detector does not incorporate resistor sensing technique or current transformer. Instead, it is implemented as secondary winding of the boost inductors [17] , [18] . Voltage relation between primary winding and secondary winding can be determined as,
Where, v L P and v L S are the voltage over primary and secondary winding while, n p and n s are number of primary and secondary turns respectively. Inductors of the conventional CRM-interleaved boost PFC topology is located in DC side. Therefore, the polarity v L1 and v L2 of Fig. 1 are constant. It makes the output of its secondary winding (v L1 ZCS and v L2 ZCS of Fig. 1 ) meet to the PFC controller logic requirement. Therefore, they can be directly connected to the controller.
However, input inductors of the proposed converter are now located in the AC side. As the consequence, phase of v L1 and v L2 of Fig. 6 alternate each time v i changes its polarity (Fig. 9) . Two modifications are required to connect the output of L 1 and L 2 secondary winding to the controller [16] ,
• implement the detection winding as center-tapped winding, • adding a zero-current signal diverter. (Fig. 8) . The similar name of the referred waveforms to those of conventional CRMinterleaved boost PFC converter indicates characteristics similarity among them. be driven synchronously to the phase detection signal.
Accommodating this distinct character of the proposed converter, a PWM signal diverter is added. With this diverter, PWM signals are directed to positive-phase group (S 2 and S 4 ) when v Ph+ is high. Otherwise, the signals will be sent to negative-phase group (S 1 and S 3 ) when v Ph− is high.
Practical Problems
Reverse Recovery Current of Body Diodes
The proposed converter utilizes MOSFET's body diodes to be used as catch diode. It should be note that body diode characteristics are not as good as a well-designed diode. This diode is actually side effect intrinsic to the MOSFET structure and is common to have ten times or more recovery charge compared to a fast recovery diode.
The higher recovery charge of the body diode makes i L1 of the proposed converter has significant negative current ( Fig. 10(b) ). This condition is not occurred in a conventional CRM-interleaved boost PFC topology ( Fig. 10(a) ). The negative current gives penalty toward converter efficiency as illustrated later in Fig. 13(a) of Sect. 5. 
Voltage Ringing Near v i Zero-Crossing
Every time v i crossing the zero-point heading to a new phase, the proposed converter enters an idle condition. Its waveforms during idle and some period after that is shown in Fig. 11 . The parasitic capacitance condition during (−) to (+) phase transition is shown in Fig. 12 with:
• C S n is parasitic capacitance of S n ; n=1,2,3,4;
• C Di is parasitic capacitance of D i ; i=1,2;
• C B j is parasitic capacitance of the switch legs; j=1,2,3.
Careful attention should be made on those parasitic capacitances. With condition as stated in Fig. 12 , C D2 will be discharged through L 1 and v i on the first PWM signal. Here, discharging process occurs under resonant condition of L 1 and all other parasitic capacitances.
It should be noted that at this moment, v i is still very small and is in phase to the charge stored inside C D2 . This creates current pulse and excites quite disturbing voltage and current oscillation as shown in Fig. 11 .
The oscillation occurs in two different areas:
• C S n , C Di , and L 1 generate oscillation reverenced to the • The phase detector circuit generates wrong phase detection signal. This condition may result in catastrophic event.
• Oscillation occurs among L 1 , C S n , and C Di increase differential-mode conduction noise.
• Oscillation between L 1 and C B j increase commonmode conduction noise.
Therefore, voltage and current ringing near zerocrossing-point of v i should be addressed properly in order to achieve good performance of the proposed converter.
Experimental Results
Breadboards have been built as three prototypes of the proposed converter and two types of conventional CRMinterleaved boost PFC converters. Those two types of the conventional CRM-interleaved boost topology were used to find out the effect of body-diode usage on the converter efficiency. Specifications of the converters are listed in Table 1 .
Theoretically, an ideal diode will not affect the efficiency of an CRM-interleaved boost PFC converter. However, the actual circuit measurement reveals that the conventional CRM-interleaved 2, which uses body diodes as its catch diode, has the effect of efficiency decrease as shown in Fig. 13(a) .
In the same figure, it can be seen that the peak efficiency of the proposed converter is about 1% higher than the conventional CRM-interleaved boost type 2. This is close to efficiency improvement estimation stated in [10] . However, the proposed converter still cannot outperform the conventional CRM-interleaved boost type 1 which uses the ultrafast recovery diodes. The reason for this matter is due to the diode recovery characteristics as explained in Sect. 4.1.
Concerning the power-factor, three-type converters have prominent features higher than 0.96 as shown in Fig. 13(b) , though the proposed one is not superior to the conventional one. Figure 14 shows that the input-current harmonic components in the proposed converter was sufficiently suppressed and complied with IEC61000-3-2 Class D limitation. Figure 15 describes about current condition inside i L1 and i i . It is clear that even though i L1 contains fast change current signal, it becomes smoother while combined with the i L2 and results for i i . This is the merit of an interleaved boost technique.
Conclusions
A bridgeless CRM-interleaved boost PFC converter based on totem-pole topology has been presented. Its basic principle, detailed control scheme, implementation problems, and experimental results have been shown thoroughly. It is evident that the new topology, at recent stage, be able to pass the IEC61000-3-2 class D standard while also performing reasonable efficiency even though some practical problems are still exist. Further developments toward better results are still widely open and promising. This new topology is a good candidate toward low to middle power PFC converter.
Future Work
Further improvement of the proposed converter efficiency is important. Latest IGBT technology can be a good candidate in replacing traditional MOSFET in this area. The new generation IGBT is able to work near hundreds kilohertz switching frequency region, furthermore it does not have body diode problem of MOSFET.
Input voltage and current glitch near zero-crossing should also be addressed properly. The glitch may also give some penalties to the efficiency of the converter.
